| |
lft
Registered: Jul 2007
Posts: 369 |
Improved clock-slide
If you use timer-based jitter correction, or just VSP, here's a way to shave off one cycle:
http://codebase64.org/doku.php?id=base:improved_clockslide |
|
... 20 posts hidden. Click here to view all posts....
|
| |
chatGPZ
Registered: Dec 2001
Posts: 11386 |
thats the one posted by hannes sommer in 64er mag about hundred years ago... :=) |
| |
Ninja
Registered: Jan 2002
Posts: 411 |
Using page-crossing branches to waste a cycle is not exactly brandnew as well... ;) |
| |
Copyfault
Registered: Dec 2001
Posts: 478 |
If I leave out the "Ninja-method" for the moment (which is unbeatable without question) my favourite way of dejittering looks like this:
lda timer ;synced to give A=$17,...,$10
lsr ;A=$0b,$0b,$0a,$0a,$09,$09,$08,$08, C set for odd values
bcs .skip1 ;that bit shifting trick found in Crest-demos as mentioned before by HCL
.skip1 asr #$03 ;after "AND #$03": A=$03,$03,$02,$02,$01,$01,$00,$00
;after "LSR": A=$01,$01,$01,$01,$00,$00,$00,$00, C set for odd values
bcc .skip2 ;waste 2 cycles if C set
bcs .skip2
.skip4 bne .end ;waste 4 cycles for non-vanishing A
.skip2 bne .skip4
.end
...
This is more or less a slightly "stretched" version of the approach found in the Crest-demos. No need for any pb's, even no need for an sbc/eor. It can cope only with eight different delay states, though.
I tried to find a way to get rid of one branch instruction but didn't succeed. Either it's totally trivial and I'm just blind or it is UNpossible :)) |
| |
Copyfault
Registered: Dec 2001
Posts: 478 |
Quoting ChristopherJam [...]
Kind of wondering about bit shifting approaches now.. For A in 0..3:
lsr a
bcs plus1 ;2 or 3 cycles
plus1
lsr a
bcs plus2 ;2 or 4 cycles
plus2 ; <- page boundary
..But do you still get the extra cycle cost when branching to the next instruction?
Iirc you don't get that page-crossing penalty cycle if the branch instruction is at a page end (maybe it was the other way around that you always get it also for a non-taken branch, don't remember correctly anymore). Either way, this
...
lsr
bcs plus2
;---
;pb
;---
plus2
won't work as expected to compensate a two-cycle jitter step. |
| |
lft
Registered: Jul 2007
Posts: 369 |
Correct. The offset in the branch instruction is added to the PC, but the PC has already been incremented to the new page so there's no carry and hence no extra cycle. |
| |
ChristopherJam
Registered: Aug 2004
Posts: 1409 |
Aww, I had a bad feeling about that page crossing. Thanks guys.
I also gather the CIA timers never read zero when they're counting down? (which kills another idea I had..) |
| Previous - 1 | 2 | 3 - Next |
